THC63LVDM83R和THC63LVDF84B应用指南资料

上传人:f****u 文档编号:113652873 上传时间:2019-11-09 格式:PDF 页数:11 大小:278.71KB
返回 下载 相关 举报
THC63LVDM83R和THC63LVDF84B应用指南资料_第1页
第1页 / 共11页
THC63LVDM83R和THC63LVDF84B应用指南资料_第2页
第2页 / 共11页
THC63LVDM83R和THC63LVDF84B应用指南资料_第3页
第3页 / 共11页
THC63LVDM83R和THC63LVDF84B应用指南资料_第4页
第4页 / 共11页
THC63LVDM83R和THC63LVDF84B应用指南资料_第5页
第5页 / 共11页
点击查看更多>>
资源描述

《THC63LVDM83R和THC63LVDF84B应用指南资料》由会员分享,可在线阅读,更多相关《THC63LVDM83R和THC63LVDF84B应用指南资料(11页珍藏版)》请在金锄头文库上搜索。

1、THAN0066_Rev.1.10_E Application Note THC63LVDM83D/THC63LVDF(R)84B Application Note System Diagram and PCB Design Guide Line DateRevision 2008.5.30THAN0066_Rev.1.01_E 2008.8.6THAN0066_Rev.1.10_E Copyright2008 THine Electronics, Inc. 1/11 THine Electronics, Inc. THAN0066_Rev.1.10_E Copyright2008 THine

2、 Electronics, Inc. 2/11 THine Electronics, Inc. THAN0066_Rev.1.10_E Contents 1.TTL Data Timing Diagram 2.LVDS DATA Timing Diagram 3.Example of System Diagram 1)8 bit TTL/CMOS Level Input 2)8 bit Small Swing Level Input . 3)6 bit TTL/CMOS Level Input 4.NOTE 5. PCB Design Guide Line for LVDS . P3 P4 P

3、5 P6 P7 P8 P9 Copyright2008 THine Electronics, Inc. 3/11 THine Electronics, Inc. THAN0066_Rev.1.10_E 1. TTL DATA Timing Diagram Following are THC63LVDM83D TTL data input timing example for XGA(1024 x 768). HSYNC DE DotCLK R1x/G1x/B1x#1#2#3#1024#10231022 TFT Panel (1024 x 768) #1#2#1024#1023 Note: #4

4、 RedGreenBlue MSBR7G7B7 R6G6B6 R5G5B5 R4G4B4 R3G3B3 6bit LSBR2G2B2 R1G1B1 8bit LSBR0G0B0 Copyright2008 THine Electronics, Inc. 4/11 THine Electronics, Inc. THAN0066_Rev.1.10_E 2.LVDS DATA Timing Diagram Tx6 Tx5 Tx4 Tx3 Tx2 Tx1 Tx0 Pixel DataPrevious Pixel Data Vdiff = 0V Tx+/- TCLK OUT (Differential

5、) x=A,B,C,D,E Vdiff = 0V THC63LVDM83D/F(R)84B Pixel Data Assign (6bit,8bit Application) 6bit8bit TA0R2R2 TA1R3R3 TA2R4R4 TA3R5R5 TA4R6R6 TA5R7R7 TA6G2G2 TB0G3G3 TB1G4G4 TB2G5G5 TB3G6G6 TB4G7G7 TB5B2B2 TB6B3B3 TC0B4B4 TC1B5B5 TC2B6B6 TC3B7B7 TC4HsyncHsync TC5VsyncVsync TC6DEDE TD0-R0 TD1-R1 TD2-G0 TD

6、3-G1 TD4-B0 TD5-B1 TD6-N/A Note:For 6bit application,use AC channel and open TD+/- pin. Copyright2008 THine Electronics, Inc. 5/11 THine Electronics, Inc. THAN0066_Rev.1.10_E 3. Example of System Diagram 1)8 bit TTL/CMOS Input(2085MHz) Example: THC63LVDM83D :Falling edge/Normal swing THC63LVDF(R)84B

7、 :Falling edge RS LVDS GND PLL GND VCC GND CLKOUT /PDWN 100ohm 100ohm pair Cable THC63LVDM83DTHC63LVDF(R)84B VCC F.Bead /PDWN CLKOUT PLL VCC LVDS VCC /PDWN PCB(Transmitter)PCB(Receiver) TA- TA+ TB- TB+ TC- TC+ TCLK- TCLK+ TD- TD+ RA- RA+ RB- RB+ RC- RC+ RCLK- RCLK+ RD- RD+ VCC 100ohm 100ohm 100ohm 1

8、00ohm /PDWN GND *2 GND 0.1uF 0.01uF 0.1uF 0.01uF 0.1uF 0.01uF R/F or PCB trace LVDS GND PLL GND VCC GND VCC F.Bead PLL VCC LVDS VCC 0.1uF 0.01uF 0.1uF 0.01uF 0.1uF0.01uF *2:Connect each PCB GND *1:If RS pin is tied to VCC, LVDS swing is 350mV. If RS pin is tied to GND, LVDS swing is 200mV. R2 R3 R4

9、R5 R6 R7 G2 G3 G4 G5 G6 G7 B2 B3 B4 B5 B6 B7 HSYNC VSYNC DE R0 R1 G0 G1 B0 B1 CLKINCLKIN TA0 TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 R3 R4 R5 R6 R7 G2 G3 G4 G5 G6 G7 B2 B3 B4 B5 B6 B7 HSYNC VSYNC DE R0 R1 G0 G1 B0 B1 OPEN RA0 RA1 RA

10、2 RA3 RA4 RA5 RA6 RB0 RB1 RB2 RB3 RB4 RB5 RB6 RC0 RC1 RC2 RC3 RC4 RC5 RC6 RD0 RD1 RD2 RD3 RD4 RD5 RD6 R2 Copyright2008 THine Electronics, Inc. 6/11 THine Electronics, Inc. THAN0066_Rev.1.10_E 2)8 bit Small Swing Input(2085MHz) Example: THC63LVDM83D :Small Swing input/Falling edge THC63LVDF(R)84B :Fa

11、lling edge RS LVDS GND PLL GND VCC GND /PDWN 100ohm THC63LVDM83DTHC63LVDF(R)84B VCC F.Bead PLL VCC LVDS VCC PCB(Transmitter)PCB(Receiver) TA- TA+ TB- TB+ TC- TC+ TCLK- TCLK+ TD- TD+ RA- RA+ RB- RB+ RC- RC+ RCLK- RCLK+ RD- RD+ 100ohm 100ohm 100ohm 100ohm /PDWN GND *2 GND 0.1uF 0.01uF 0.1uF 0.01uF R/F

12、 or PCB trace LVDS GND PLL GND VCC GND VCC F.Bead PLL VCC LVDS VCC 0.1uF 0.01uF 0.1uF 0.01uF 0.1uF0.01uF *1 0.1uF 0.01uF /PDWN/PDWN R2 R3 R4 R5 R6 R7 G2 G3 G4 G5 G6 G7 B2 B3 B4 B5 B6 B7 HSYNC VSYNC DE R0 R1 G0 G1 B0 B1 CLKINCLKIN TA0 TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 TC1 TC2 TC

13、3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 CLKOUTCLKOUT R3 R4 R5 R6 R7 G2 G3 G4 G5 G6 G7 B2 B3 B4 B5 B6 B7 HSYNC VSYNC DE R0 R1 G0 G1 B0 B1 OPEN RA0 RA1 RA2 RA3 RA4 RA5 RA6 RB0 RB1 RB2 RB3 RB4 RB5 RB6 RC0 RC1 RC2 RC3 RC4 RC5 RC6 RD0 RD1 RD2 RD3 RD4 RD5 RD6 R2 100ohm pair Cable *1:RS pin acts as VREF

14、input pin when input voltage is set to half of high level signal input. RS pin. VCC R1 R2 Example for Small Swing input (R1,R2)=(3.3kohm,1kohm2.2kohm) *2:Connect each PCB GND Copyright2008 THine Electronics, Inc. 7/11 THine Electronics, Inc. THAN0066_Rev.1.10_E 3)6bit TTL/CMOS Input(2085MHz) Example

15、: THC63LVDM83D :Falling edge/Normal swing THC63LVDF(R)84B :Falling edge RS LVDS GND PLL GND VCC GND CLKOUT /PDWN 100ohm THC63LVDM83DTHC63LVDF(R)84B VCC F.Bead /PDWN CLKOUT PLL VCC LVDS VCC /PDWN PCB(Transmitter)PCB(Receiver) TA- TA+ TB- TB+ TC- TC+ TCLK- TCLK+ TD- TD+ RA- RA+ RB- RB+ RC- RC+ RCLK- RCLK+ RD- RD+ VCC 100o

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 办公文档 > 其它办公文档

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号