《SFF-8431简介及SFI电气参数测试课件》由会员分享,可在线阅读,更多相关《SFF-8431简介及SFI电气参数测试课件(43页珍藏版)》请在金锄头文库上搜索。
1、 SFF-8431簡介及簡介及SFI電氣參數測試電氣參數測試 AgendaIntroduction of SFF-8431SFF-8431 Standard Compliance Test of SFIEye Diagram Test by DSA8200Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431 BRIEF INTRODUCTION OF BRIEF INTRODUCTION OF SFF-8431SFF-8431The specificati
2、on of SFF-8431 defines the electrical interfaces and their test methods between the SFP+ module and host board for operation up to 11.1 GBd. The high speed electrical interface between the host and SFP+ module is called “SFI”. SFI simplifies the module and leverages host based transmit pre-emphasis
3、and host based receive equalization to overcome PCB and external media impairments. SFI typically operates with one connector at the module interface and up to about 200 mm of improved FR4 material or 150 mm of standard FR4. The electrical interface is based on high speed, low voltage AC coupled log
4、ic with a nominal differential impedance of 100 . The SFP+ specifications includes management, low speed signal, high speed signal, connector (defined by SFF-8083), mechanical (defined by SFF-8432), and appendices providing parameter and test board definitions, and implementation and measurement des
5、criptions. Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431 The SFP+ SUPPORTED STANDARDSIntroduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431 POWER SPECIFICATIONS OF SFP+ POWER SPECIFICATIONS OF SFP+n The modu
6、le signal ground contacts VeeR and VeeT should be isolated from module case.n At host power up the host shall supply VccT and VccR to the module within 100 ms of each other. n SFP+ low speed signaling is based on Low Voltage TTL (LVTTL) operating with a module supply of 3.3 V +/-5% and with a host s
7、upply range of 2.38 to 3.46 V.n To avoid exceeding system power supply limits and cooling capacity, all modules at power up by default shall operate with 1.0 W. Hosts supporting Power Level II operation may enable a Power Level II module through the 2-wire interface. Power Level II modules shall ass
8、ert the power level declaration bit of SFF-8472. Over long spans such as the 40km Ethernet extended reach (ER) long wavelength applications, the SFP+ transceivers may require additional power consumption, especially at extreme operating conditions. Power Level I modules Up to 1.0 W Power Level II mo
9、dules Up to 1.5 WGENERAL REQUIREMENTS Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431n n The maximum power level is allowed to exceed the classified power level for 500 ms following hot insertion or power up, or Power Level II authorization, however t
10、he current is limited to values given by the following table. POWER SPECIFICATIONS OF SFP+POWER SPECIFICATIONS OF SFP+Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431n n The SFP+ module shall meet ESD requirements given in EN61000-4-2, criterion B test
11、 specification such that units are subjected to 15 kV air discharges during operation and 8 kV direct contact discharges to the case. Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431 HIGH SPEED ELECTRICAL SPECIFICATIONS of SFI HIGH SPEED ELECTRICAL SPE
12、CIFICATIONS of SFISFI signaling is based on differential high speed low voltage logic with AC coupling in the module. SFI was developed with the primary goal of low power and low electromagnetic interference (EMI). To satisfy this requirement the nominal differential signal levels are 500 mV p-p wit
13、h edge speed control to reduce EMI.Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431Introduction of SFF-8431n PCB LAYOUT RECOMMENDATIONSThe PCB traces are recommended by the specification to meet 10010 differential impedace with nominal 7% differential coupling. It is preferab
14、le to have the impedance tolerance be 5.Route differential pairs at least 8x their trace-width from other traces. Avoid sharp angles in routing, chamfer corners.In order to avoid reflection, the recommended minimum trace length requirement is “1 inch” in FR4.When there must be vias on the high-speed
15、 differential signals, the 100 differential vias is recommended be used. And stubs due to vias must be avoided.The maximum SFI trace length recommend by the specification of SFF-8431.SFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of
16、SFISFF-8431 Standard Compliance Test of SFIlTEST ENVIRONMENT REQUIREMENTS1.The bandwidth of measurement instrument shall be 12 GHz or above;2.Require AC coupled test equipment on all test ports;3.All SFI test equipment must have 50ohm single ended impedance;4.Reference impedance for differential mea
17、surements is 100ohm, and the reference impedance for common mode measurements is 25ohm;5.Host compliance test board is required.n n SFF-8431 STANDARD COMPLIANCE TEST of SFI SFF-8431 STANDARD COMPLIANCE TEST of SFInTEST METHODOLOGY AND MEASUREMENT A.HOST COMPLIANCE TESTA.1 Test point Host system tran
18、smitter and receiver compliance are defined by tests in which a Host Compliance Board is inserted in place of the SFP+ module. The compliance points are B.SFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Complia
19、nce Test of SFIA.2 Measurement setupSFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFIA.2 TEST EQUIPMENTSFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-84
20、31 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFIA.3 Host Transmitter Output Jitter and Eye Mask Specifications at B SFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of S
21、FIB.10GSFP+Cu DIRECT ATTACH CABLE Compliance TestCompliance Test 10GSFP+Cu cable assemblies are effectively constructed out of a pair of SFP+ modules with the OE components replaced with copper cabling. The cable assembly shall incorporate DC blocking capacitors with at least 4.3 V rating on the RX
22、side and with high pass pole of between 20 kHz and 100 kHz. The drain wire is connected to VeeT and to VeeR. The cable shield directly connects the module A and B cases. B.1 10GSFP+Cu Direct Attach ConstructionSFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 S
23、tandard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFIB.2 SFP+ Direct Attach Cable Test SetupSFF-8431 Standard Compliance Te
24、st of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFISFF-8431 Standard Compliance Test of SFIB.3 10GSFP+Cu Cable Assembly Specifications at B and C A.Our Test EnvironmentFigure 1Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye D
25、iagram Test by DSA8200B.B.Key features of Test InstrumentsKey features of Test InstrumentsDSA8200 Digital Serial Analyzer DC to 65 GHz optical bandwidth; DC to 70+ GHz electrical bandwidth, with up to 12.5 GHz triggering. Bandwidth is determined by the capabilities of the installed modules;CR125A El
26、ectrical Clock Recovery instrument100 Mb/s to 12.5 Gb/s continuous data rate coverage;Single-ended or differential 50 data inputs/outputs;DC coupled data through path;Insertion loss: -2.6dB when 12GHz80E04 Electrical Sample Module SMA RF coaxial cable with up to 18G bandwidth and the insertion loss
27、is 1.4dB/m when 10GHz.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200C.Installing Test EnvironmentCautionsDo NOT apply a signal outside the Maximum Input Voltage Swing; Always use a wrist strap when making signal connections;Discharge to g
28、round any electrostatic charge that may be present on the center and outer conductors of cables before attaching the cables to the instrument;Never install or remove modules while the instrument is powered on; Do NOT transport or ship the instrument with modules installed;If possible, always use ESD
29、 protection module(80E02) along the test path, example, TDR test ;Always disable the 80E04s TDR function when not use the TDR function.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200C.1 Acquainted with Our Instrumenta)DSA8200 Digital Seria
30、l AnalyzerEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200b)CR125A Electrical Clock Recovery instrumentEye Diagram Test by DSA8200Ey
31、e Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200c)80E04 Electrical Sampling Module with TDR function.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200C.2 Eye Diagram Test Environment Setup of SFINotes:Please se
32、e the attached notes to set the eye diagram test setup.Step 1. Installing the hardware environment Step 1. Installing the hardware environment asas “ “figure 1figure 1” showing;” showing;Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Step
33、2. Step 2. POWER ON the instruments and wait 20 minutes for instruments warm-up period POWER ON the instruments and wait 20 minutes for instruments warm-up period ; ;Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Step 3. Step 3. Confirm th
34、e TDR function is DISABLED during the eye diagram test to avoid damage Confirm the TDR function is DISABLED during the eye diagram test to avoid damage the 80E04 TDR module;the 80E04 TDR module;Notes: Confirm those check-box under “TDR” SETUPS is unchecked to disable the TDR functions on the test ch
35、annel.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Step 4. Execute compensation and wait until the status of all items warm up to PASS ; If the Step 4. Execute compensation and wait until the status of all items warm up to PASS ; If the
36、status is Fail, rerun the compensation. If Fail status continues and you have allowed warm up status is Fail, rerun the compensation. If Fail status continues and you have allowed warm up to occur, the module or main instrument may need service.to occur, the module or main instrument may need servic
37、e.Step 5. Setting software environment;Step 5. Setting software environment;1.Setting the Display StyleNotes: Select the Infinite Persistence on the “Disp” and the “fast sampling” mode on the front panel.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Tes
38、t by DSA82002.Setting triggerNotes: Select the External Prescaler as the trigger source.Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA82003.Setting Math as sourcesEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA82
39、00Eye Diagram Test by DSA8200Notes:For differential signal eye test, subtract the two differential sources we using to define a math as the aimed signal source.4.Waveform DatabasesEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Notes:Select
40、 the math we had defined as the waveform database and choose the infinite mode to display it.5.Mask SettingEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Notes:Select our aimed eye mask in the drop-down menu or import customer mask we had
41、defined.3.Setting Measurements Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Notes:Select the signal source and set signal type to “NRZ”. Then, set measurement we aimed to show on the screen, for example, eye height, eye width, Pk-Pk jitt
42、er, RMS jitter, and so on.6.Set a STOP ActionEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA82007.Restart TestingEye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DS
43、A8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Step 3Step 3: Calibrate our test installingCalibrate our test installingThe propagation delay inherent in connecting cables and probes can result in inaccurate amplitude and time-correlated measurements. To obtain
44、the best measurement and analysisresults from your instrument, you will need to remove skew and compensate the attenuations in the test environment.Quick Tipsn Minimize skew by using balanced cable pairs.n Measure and match your cables. TDR modules such as 80E04 allow you to measure cable delays wit
45、h very high precision.n Compensate the attenuations on the cables and peripherals(CR125A).Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200De-skew Cable Delay ProcedureDe-skew Cable Delay ProcedureEye Diagram Test by DSA8200Eye Diagram Test
46、by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by
47、DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Eye Diagram Test by DSA8200Congratulations, thats all the installing of our test procedures blow, and you can begin your test now!Congratulations, thats all the installing of our test procedures blow, and you can begin your test now!Congra
48、tulations, thats all the installing of our test procedures blow, and you can begin your test now!Congratulations, thats all the installing of our test procedures blow, and you can begin your test now! Compensate the Attenuation on the signal path Compensate the Attenuation on the signal pathFor example, the nominal attenuation on the CR125A is -2.6dB and the coaxial cable is -0.7dB/m, we used one two 0.5m coaxial cable each channel, so, we should compensate 4.0dB/channel on our differential signal path.Notes:Use the vertical buttons to compensate the channel we used.Q&AThank you!