音频codec9713资料

上传人:ji****n 文档编号:47533019 上传时间:2018-07-02 格式:PDF 页数:108 大小:1.13MB
返回 下载 相关 举报
音频codec9713资料_第1页
第1页 / 共108页
音频codec9713资料_第2页
第2页 / 共108页
音频codec9713资料_第3页
第3页 / 共108页
音频codec9713资料_第4页
第4页 / 共108页
音频codec9713资料_第5页
第5页 / 共108页
点击查看更多>>
资源描述

《音频codec9713资料》由会员分享,可在线阅读,更多相关《音频codec9713资料(108页珍藏版)》请在金锄头文库上搜索。

1、w WM9713L AC97 Audio + Touchpanel CODEC WOLFSON MICROELECTRONICS plc To receive regular email updates, sign up at http:/ Pre-Production, June 2006, Rev 3.0 Copyright 2006 Wolfson Microelectronics plc DESCRIPTION The WM9713L is a highly integrated input/output device designed for mobile computing and

2、 communications. The chip is architected for dual CODEC operation, supporting Hi-Fi stereo Codec functions via the AC link interface, and additionally supporting voice Codec functions via a PCM type Synchronous Serial Port (SSP). A third, auxiliary DAC is provided which may be used to support genera

3、tion of supervisory tones, or ring-tones at different sample rates to the main codec. The device can connect directly to a 4-wire or 5-wire touch- panel, mono or stereo microphones, stereo headphones and a stereo speaker, reducing total component count in the system. Cap-less connections to the head

4、phones, speakers, and earpiece may be used, saving cost and board area. Additionally, multiple analog input and output pins are provided for seamless integration with analog connected wireless communication devices. All device functions are accessed and controlled through a single AC-Link interface

5、compliant with the AC97 standard. The 24.576 MHz masterclock can be input directly or generated internally from a 13MHz (or other frequency) clock by an on-chip PLL. The PLL supports a wide range of input clock from 2.048MHz to 78.6MHz. The WM9713L operates at supply voltages from 1.8V to 3.6V. Each

6、 section of the chip can be powered down under software control to save power. The device is available in a small leadless 7x7mm QFN package, ideal for use in hand-held portable systems. FEATURES AC97 Rev 2.2 compatible stereo codec - DAC SNR 94dB, THD 85dB - ADC SNR 87dB, THD 86dB - Variable Rate A

7、udio, supports all WinCE sample rates - Tone Control, Bass Boost and 3D Enhancement On-chip 45mW headphone driver On-chip 400mW mono or stereo speaker drivers Stereo, mono or differential microphone input - Automatic Level Control (ALC) - Mic insert and mic button press detection Auxiliary mono DAC

8、(ring tone or DC level generation) Seamless interface to wireless chipset Resistive touchpanel interface - Supports 4-wire and 5-wire panels - 12-bit resolution, INL 2 LSBs (=2V when using the PLL WM9713L Pre-Production w PP Rev 3.0 June 2006 8 ELECTRICAL CHARACTERISTICS AUDIO OUTPUTS Test Condition

9、s DBVDD=3.3V, DCVDD = 3.3V, AVDD=HPVDD=SPKVDD =3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT DAC to Line-Out (HPL/R, SPKL/R or MONO with 10k / 50pF load) Full-scale output (0dBFS) AVDD = 3.3V, PGA gains set to

10、0dB 1 V rms Signal to Noise Ratio (A-weighted) SNR 85 94 dB Total Harmonic Distortion THD -3dB output -85 -74 dB Power Supply Rejection PSRR 100mV, 20Hz to 20kHz signal on AVDD 50 dB Speaker Output (SPKL/SPKR with 8 bridge tied load, INV=1) Output Power at 1% THD PO THD = 1% 400 mW (rms) Abs. max ou

11、tput power POmax 500 mW (rms) Total Harmonic Distortion THD PO = 200mW -66 0.05 dB % Signal to Noise Ratio (A-weighted) SNR 90 dB Stereo Speaker Output (SPKL/OUT4 and SPKR/OUT3 with 8 bridge tied load, INV=1) Output Power at 1% THD PO THD = 1% 400 mW (rms) Abs. max output power POmax 500 mW (rms) To

12、tal Harmonic Distortion THD PO = 200mW -66 0.05 dB % Signal to Noise Ratio (A-weighted) SNR 90 dB Headphone Output (HPL/R, OUT3/4 or SPKL/SPKR with 16 or 32 load) Output Power per channel PO Output power is very closely correlated with THD; see below. PO=10mW, RL=16 -80 PO=10mW, RL=32 -80 PO=20mW, R

13、L=16 -78 Total Harmonic Distortion THD PO=20mW, RL=32 -79 dB Signal to Noise Ratio (A-weighted) SNR 90 dB Note: 1. All THD values are valid for the output power level quoted above for example, at HPVDD=3.3V and RL=16, THD is 80dB when output power is 10mW. Higher output power is possible, but will r

14、esult in deterioration in THD. Pre-Production WM9713L w PP Rev 3.0 June 2006 9 AUDIO INPUTS Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT LINEL/R, MIC1/2A/2B and

15、 MONOIN pins AVDD = 3.3V 1.0 AVDD = 1.8V 0.545 differential input mode (MS = 01) AVDD = 3.3V 0.5 Full Scale Input Signal Level (0dBFS) VINFS differential input mode (MS = 01) AVDD = 1.8V 0.273 Vrms 0dB PGA gain 25.6 32 38.4 Input Resistance RIN 12dB PGA gain 10.4 13 15.6 k Input Capacitance 5 pF Line input to ADC (LINEL, LINER, MONOIN) Signal to Noise Ratio (A-weighted) SNR 80 87 dB Total Harmonic Distortion THD -3dBFS input -86 -80 dB Power Supply Rejection PSRR 20Hz to 20kHz 50 dB Microphone input to ADC (MIC1/2A/2B pins) Signal to Noise Ratio (A-weighted) SNR 20dB boost enabled 80

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 生活休闲 > 社会民生

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号