ixp网络处理器寄存器分配的关键技术

上传人:E**** 文档编号:118150946 上传时间:2019-12-11 格式:PDF 页数:61 大小:4.27MB
返回 下载 相关 举报
ixp网络处理器寄存器分配的关键技术_第1页
第1页 / 共61页
ixp网络处理器寄存器分配的关键技术_第2页
第2页 / 共61页
ixp网络处理器寄存器分配的关键技术_第3页
第3页 / 共61页
ixp网络处理器寄存器分配的关键技术_第4页
第4页 / 共61页
ixp网络处理器寄存器分配的关键技术_第5页
第5页 / 共61页
点击查看更多>>
资源描述

《ixp网络处理器寄存器分配的关键技术》由会员分享,可在线阅读,更多相关《ixp网络处理器寄存器分配的关键技术(61页珍藏版)》请在金锄头文库上搜索。

1、上海交通大学 硕士学位论文 IXP网络处理器寄存器分配的关键技术 姓名:余之航 申请学位级别:硕士 专业:计算机应用技术 指导教师:过敏意 20090101 ? II ? ? ? ? ? ? ? ? ? ? Internet ? ? ? 10Gb/s ? 40Gb/s ? ? 160Gb/s ? ? ? ? ? ? ?Intel ? IXP ? ? ? ? ? IXP ? IXP ? ? ? ? NP ? ? ? III ? ? ? ? ? 2.5%? ? ? ? ? ABSTRACT IV Critical Techniques for Register Allocation on IXP

2、Network Processors ABSTRACT As the fast development of the Internet, the traffic over the Internet is increasing explosively. With the advance of telecommunication technology, traffic pressure on network devices is also accumulating. Recent research shows that current capability of network devices i

3、s between10Gb/s and 40Gb/s. Its predicted that requirement of the next generation network device is up to 160Gb/s. Traditional devices which are based on general purpose processor and application specific integrated circuit cant catch up with the requirement. There emerge network processors. Network

4、 processors (NPs) are tailored to network processing application. They not only can processor packet at high line rate, but also have flexibility and programmability. NPs have special hardware unit for network processing and employ multi-thread multi-processor architecture. To hide memory latency, N

5、Ps employ large register file for large number of registers. Intels IXP network processors partition the register file into 2 banks physically. This allows the operand to be fetched in parallel, as well as constrain the ? ABSTRACT V combination of source operands selection. The constraint is that if

6、 an instruction specifies two general purpose registers as source operands, they must in different bank respectively. This dissertation researches register allocation on IXP. IXP compiler must deal with register allocation as well as bank assignment, due to the constraint above. Those problem are NP

7、-complete, which are typically resolve with heuristic algorithms and the solution is approximate. Pursuing performance, we design a fixed parameter tractable(FPT-) algorithm to get an optimal solution effectively. Besides, we present a new cost model and some enabling techniques to eliminate redunda

8、nt code. Experimental results show that the FPT-algorithm can get an optimal solution in short time and have better effort than heuristic algorithm,the improvement is 2.5%. Keywords: network processor, register allocation, banked register, optimal solution ? ? ? 1 ? ? ? ? 1.1 ? Internet? ? ? ? WWW ?

9、Internet ? ? ? 10Gb/s ? 40Gb/s ? ? 160Gb/s ? 1? ?VPN ? ?GPP?general purpose processor? ?ASIC? application specific integrated circuit? ? GPP ? ? VPN ? QoS ? ? 10Mb/s? ? 10Gb/s ?ASIC ? ? ? ? ? ? ?NP? network processor? ?PPE?packet process element?CRC? ?/? ? ? ?GPP?ASIC?OSI ?Open System Interconnection?3?7? ?Intel? IBM? Motorola? ? ? ? ? ? 2 ? 1.2 ? ? ? ? ?(banked register)?CRC? ?/? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? 1. ?Intel IXP2800 ?4K? 2. ? ? ? ? 3. ? ?

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 学术论文 > 其它学术论文

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号