《Hardwaremodeling》由会员分享，可在线阅读，更多相关《Hardwaremodeling（55页珍藏版）》请在金锄头文库上搜索。
1、1NetworksonChips(NoC)KeepingupwithRentsRuleandMooresLawAviKolodnyTechnionIsraelInstituteofTechnologyInternationalWorkshoponSystemLevelInterconnectPrediction(SLIP)March200712AcknowledgementswResearchcolleaguesIsrael Cidon, Ran Ginosar, Idit Keidar,Uri Weiser wStudents:Evgeny Bolotin,Reuven Dobkin,Rom
2、an Gindin,Zvika Guz,Tomer Morad, Arkadiy Morgenshtein,Zigi Walter wSponsors23KeepingupwithMooreslaw:Principlesfordealingwithcomplexity:AbstractionHierarchyRegularityDesignMethodology0. 0010.010.11101001000197019801990200020102020MillionsofTransistorsperchipSource:S.Borkar,Intel1001000100101102103104
3、Terminalspermodule110TransistorspermoduleRentsexponent50differentNoCarchitectureproposalsintheliterature;2books;hundredsofpaperssince2000wCompaniesuse(try)itFreescale,Philips,ST,Infineon,IBM,Intel,wCompaniessellitSonics(USA),Arteris(France),Silistix(UK),w1stIEEEConference:NOCS2007102paperssubmitted5
4、253NoCresearchcommunitywAcademeandindustrywVLSI/CADpeoplewComputersystemarchitectswInterconnectexpertswAsynchronouscircuitexpertswNetworking/Telecommexperts5354Possibleimpact:ExpectnewformsofRentsRule?wViewinterconnectionastransmission of messages over virtual wires(throughtheNoC)wModelsysteminterco
5、nnectionsamongblocksintermsofrequiredbandwidthandtimingDependenceonNoCtopologyDependenceontheS/Wapplication(inaCMP)Usageforpredictionofhop-lengths,routerdesign,.D. Greenfield, A. Banerjee, J. Lee and S. Moore,“ImplicationsofRentsRuleforNoCDesignandItsFault-Tolerance”,NoCS2007(toappear)M.Y. Lanzerott
6、i et al., “The work of E. F. Rent, with an application to on-chip interconnection requirements”, IBM J. Res. & Dev. Vol. 49 (2005).5455SummarywNoCisascalableplatformforbillion-transistorchipswSeveraldrivingforcesbehinditwManyopenresearchquestionswMaychangethewaywestructureandmodelVLSIsystemsModuleModuleModuleModuleModuleModuleModuleModuleModuleModuleModuleModule55
