基于单片机的孵化箱温度调节器的设计与制作_英文文献

上传人:jiups****uk12 文档编号:48160377 上传时间:2018-07-11 格式:DOCX 页数:28 大小:190.18KB
返回 下载 相关 举报
基于单片机的孵化箱温度调节器的设计与制作_英文文献_第1页
第1页 / 共28页
基于单片机的孵化箱温度调节器的设计与制作_英文文献_第2页
第2页 / 共28页
基于单片机的孵化箱温度调节器的设计与制作_英文文献_第3页
第3页 / 共28页
基于单片机的孵化箱温度调节器的设计与制作_英文文献_第4页
第4页 / 共28页
基于单片机的孵化箱温度调节器的设计与制作_英文文献_第5页
第5页 / 共28页
点击查看更多>>
资源描述

《基于单片机的孵化箱温度调节器的设计与制作_英文文献》由会员分享,可在线阅读,更多相关《基于单片机的孵化箱温度调节器的设计与制作_英文文献(28页珍藏版)》请在金锄头文库上搜索。

1、英文文献(原文)1The AT89s52 SCMThe at89s52 is a low-power, high-performance CMOS 8-bit microcomputer with 4K bytes of Flash Programmable and Erasable Read Only Memory (PEROM) and 128 bytes RAM. The device is manufactured using Atmels high density nonvolatile memory technology and is compatible with the ind

2、ustry standard MCS-51 instruction set and pin out. The chip combines a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel at89s52 is a powerful microcomputer which provides a highly flexible and cost effective solution to many embedded control applications.1. Features Compatible with MCS

3、-51 Products 4K Bytes of In-System Reprogrammable Flash Memo 128 x 8-Bit Internal RAM 32 Programmable I/O Lines Two 16-Bit Timer/Counters Six Interrupt Sources Programmable Serial Channel Low Power Idle and Power Down Modes英文文献(原文)2The at89s52 provides the following standard features: 4K bytes of Fl

4、ash, 128 bytes of RAM, 32 I/O lines, two 16-bit timer/counters, five vector two-level interrupt architecture, a full duplex serial port, and on-chip oscillator and clock circuitry. In addition, the at89s52 is designed with static logic for operation down to zero frequency and supports two software s

5、electable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power down Mode saves the RAM contents but freezes the oscillator disabling all other chip functions until the next hardware reset.英文文献(原文)3

6、2. Pin DescriptionVCC: Supply voltage.GND: Ground.Port 0Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink eight TTL inputs. When is written to port 0 pins, the pins can be used as high impedance inputs. Port 0 may also be configured to be the multiplexed low o

7、rder address/data bus during accesses to external program and data memory. In this mode P0 has internal pull-ups. Port 0 also receives the code bytes during Flash programming, and outputs the code bytes during program verification. External pull-ups are required during program verification.Port 1Por

8、t 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are pulled high by the internal pull ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will sourc

9、e current (IIL) because of the internal pull ups. Port 1 also receives the low-order address bytes during Flash programming and verification.Port 2Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port

10、2 pins they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pull-ups.Port 2 emits the high-order address byte during fetches from external program memory and during acces

11、ses to external data memory that uses 16-bit addresses (MOVX DPTR). In this application it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that uses 8-bit addresses (MOVX RI), Port 2 emits the contents of the P2 Special Function Register. 英文文献(原文)4Port 2 also

12、receives the high-order address bits and some control signals during Flash programming and verification.Port 3Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are pulled high by the in

13、ternal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pull-ups.Port 3 also serves the functions of various special features of the at89s52 as listed below:Port 3 also receives some control signals for Flash pro

14、gramming and verification.RSTReset input. A high on this pin for two machine cycles while the oscillator is running resets the device.ALE/PROGAddress Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG)

15、 during Flash programming.In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory. Port pinalternate functionsP3.0RXD(seria

16、l input port)P3.1TXD(serial output port)P3.2int0 (external interrupt0)P3.3int1 (external interrupt1)P3.4t0 (timer0 external input)P3.5t1 (timer1 external input)P3.6 WR (external data memory write strobe)P3.7rd (external data memory read strobe)英文文献(原文)5If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 行业资料 > 其它行业文档

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号