《实验二除频器divider》由会员分享,可在线阅读,更多相关《实验二除频器divider(8页珍藏版)》请在金锄头文库上搜索。
1、實驗二 除頻器 (divider)將電路版上振盪電路的輸出頻率,依需求除頻本實驗將實作除2、4、8,並以LED燈顯示除頻器 Dividerclkrstclk_8clk_4clk_2除2除4除8振盪器頻率reset除頻程式範例module div(clk,rst,clk_2,clk_4,clk_8);input clk,rst;output clk_2,clk_4,clk_8;reg cnt2;reg 1:0cnt4;reg 2:0cnt8;wire clk_2,clk_4,clk_8;always (posedge clk or negedge rst) if (!rst) begin cnt
2、2=0;cnt4=0;cnt8=0;end else begin cnt2=cnt2+1;cnt4=cnt4+1;cnt8=cnt8+1;endassign clk_2=cnt2;assign clk_4=cnt41;assign clk_8=cnt82;endmodulePin & Location Assignmentsset_location_assignment PIN_29 -to clkset_location_assignment PIN_165 -to clk_1set_location_assignment PIN_166 -to clk_2set_location_assi
3、gnment PIN_167 -to clk_4set_location_assignment PIN_168 -to clk_8set_location_assignment PIN_240 -to rstNote: 程式須要修改增加clk_1(原頻率)修改後程式module div(clk,rst,clk_2,clk_4,clk_8);input clk,rst;output clk_2,clk_4,clk_8;reg cnt2;reg 1:0cnt4;reg 2:0cnt8;wire clk_2,clk_4,clk_8;always (posedge clk or negedge rst) if (!rst) begin cnt2=0;cnt4=0;cnt8=0;end else begin cnt2=cnt2+1;cnt4=cnt4+1;cnt8=cnt8+1;endassign clk_1=rst&clk;assign clk_2=cnt2;assign clk_4=cnt41;assign clk_8=cnt82;endmoduleHomeworkoDesign a clock divider to divide a clock frequency by 100.