(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件

上传人:夏** 文档编号:568488270 上传时间:2024-07-24 格式:PPT 页数:49 大小:3.49MB
返回 下载 相关 举报
(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件_第1页
第1页 / 共49页
(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件_第2页
第2页 / 共49页
(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件_第3页
第3页 / 共49页
(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件_第4页
第4页 / 共49页
(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件_第5页
第5页 / 共49页
点击查看更多>>
资源描述

《(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件》由会员分享,可在线阅读,更多相关《(完整版)DisplayPort和eDP物理层兼容性测试中必须考虑的因素课件(49页珍藏版)》请在金锄头文库上搜索。

1、DisplayPort Derivatives: eDP and MyDPandConsiderations of Physical Layer TestTopicsDisplayPort Technology eDP and MyDP CapabilitiesTesting ConsiderationsSomething Good is HappeningMyDPStandard DisplayPortComputingeDPEmbedded SystemsConsumer ElectronicsPortablesVESA: 200 members strong!DisplayPort Te

2、chnology RolloutsConfidentiality LabelMay 10, 20134MyDPDP1.2iDP 1.0DP1.0DP1.1eDP 1.01.21.31.41/2013DP1.3Today1.0CTS ReleasedSpecification Released4/2013Standard DP5/20127/20135/2012 12/2012Quick SummaryStandard DisplayPorteDPMyDPCapabilitiesNoteworthy FeaturesCompeting TechnologyP1,2, or 4 lanes Fou

3、r Settings for Lvl and Pre-emph SSC3 bit ratesHDMI DVI? VGA?Integrable in low geometry silicon. Dominating in PCs now.1,2, or 4 lanes Multi-Level Pre-emph SSCMulti bit ratesLVDS MIPILow Power rivals MIPI. High data rates supported now.Attributes similar toDP1 laneFour LevelsPre-emphasis SSC3 bit rat

4、esMHL1080p/60 24 bit color achieved. Many connection models. Attributes same as DWhy Successful? 2 0 0 member companies participating Original DP foundational principles serving DP extensions C o n s u m e r focus in handling Legacy designs Interoperability Program/Self testing/Compliance testing K

5、n o w l e d g e a b l e and Aggressive leadersCraig WileyParade TechnologiesAlan Kobayashi ST MicroKey Features of DisplayPortHot Plug DetectTransmitterAUXReceiver (Sink) A U X ChannelVery robust channel Setup Link/Maintain Link Test Assistance uPacket BasedNot based on Raster timings Fixed bit rate

6、s Physical Layer Features Multiple Bit rates Multiple LevelsMultiple Pre Emphasis Settings Spread Spectrum ClockingActive VideoBlanking AreaDisplayPort LinkThe AUX Channel enables Link setup and maintenance as well as control for testing.TxDriverLogicDecodeMain LinkAUXHot Plug DetectImage bufferEDID

7、DPCDSinkLogicBit Recovery LockImage Frame bufferDisplayErrAUX CHComAUX Channel Implementation Manchester II SignalingMyDP: Portable TVPortable Get a pic of U- Tube or NetflicksIn the Future: Wireless from your portableToday:MyDP ConnectivityMy Entertainment SystemYour Entertainment SystemTransmissio

8、n Requirements4k x 2k ?No Way !Not Yet AnywayUsing HDMI transmission as a benchmarkDisplay Technologies Available:DisplayPort: Maximum Lane Rate-5.4Gbs HDMI: Maximum Lane Rate-3.4GbsTiming1080i/720p1080p/8bit1080p/10bitLane Bit Rate750Mbs1.50Gbs1.87GbsPixel Rate75MPs150MPs187MPsComposite Bit Rate2.2

9、3Gbs4.46Gbs5.57GbsLets Look CloserFor both MHL and MyDP the uUSB connector is the de facto connector, but it is not find it mentioned in either standard!D- and D+ is the differential data laneID: USB mode detectConclusion: There is only one data lane through which the composite data rate must be con

10、veyed.So the composite bit rate rate is the metric.5 PinsGetting down to One data lane5 Pins1 datalane4 data lanesAUX+/-, HPDConfig1/21 lowMyDP speed lineDisplayPort20 PinsPower, GroundPower, GroundHDMIMyDPuUSBHDMISpec Released: 1.0Compliance Testing starting: June 2013Maximum Data Rate: 5.4Gbs to s

11、upport 1080p/60HzuUSBVGAMyDP One could say that MyDP is not very new!It is just one lane DisplayPort! There are other changes to get to 5 pin interface, but nothing changes in the high speed signaling. S u b s e q u e n t slides will be paired; the first to show the standard DisplayPort attributes a

12、nd the next those for MyDP.DisplayPort TechnologyHot Plug Detect (Interrupt Request) 1 to 4 unidirectional high speed lanes Fixed data rate independent of display raster (refresh) Auxiliary channel for link communication and auxiliary data flow-Link Setup and Maintenance (1Mb/s - Manchester II )-USB

13、 2.0 Transport (Fast AUX -540Mb/s - standard 8b/10b) Auto detect of cable plug/unplugSource DeviceSink DeviceDisplayPort TransmitterDisplayPort ReceiverMain Link (Isochronous streams)AUX ChLink / Device ManagementFAUX:USB2.0 transportMyDP Technology 1 to 4 unidirectional high speed lanes Fixed data

14、rate independent of display raster (refresh) Auxiliary channel for link communication and auxiliary data flow-Link Setup and Maintenance (1Mb/s - Manchester II )-USB 2.0 Transport (Fast AUX -540Mb/s - standard 8b/10b) Auto detect of cable plug/unplugSource DeviceSink DeviceDisplayPort TransmitterDis

15、playPort ReceiverMain Link (Isochronous streams)AUX ChLink / Device ManagementHot Plug Detect (Interrupt Request)FAUX:USB2.0 transport 1 unidirectional high speed lane Fixed data rate independent of display raster (refresh) Auxiliary channel for link communication and auxiliary data flow-Link Setup

16、and Maintenance (1Mb/s - Manchester II )-Single Ended Polling detect of cable plug/unplugSingle EndedDP Technology: SpecificationsSilicon structures:Structure leveraged from PCI ExpressImplementable on sub 65nm processTermination Voltage must be 2volts (internal to IC)ReceiverPLL BW=10MHz effective.

17、Jitter tolerance curve specified.Data Rate1.62 Gbs (RBR)2.7 Gbs(HBR)units supporting HBR must support RBR5.4Gbs(HBR2) units supporting HBR2 must support HBRMyDP Technology: SpecificationsSilicon structures:Structure leveraged from PCI ExpressImplementable on sub 65nm processTermination Voltage must be Industry richness in participation to address the transport and rendering of Display information.Testing and validation is a core component of our interoperability program and is seen as an ecosystem enabler.

展开阅读全文
相关资源
正为您匹配相似的精品文档
相关搜索

最新文档


当前位置:首页 > 办公文档 > 教学/培训

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号