Alittlebitofhistory74

上传人:pu****.1 文档编号:568478227 上传时间:2024-07-24 格式:PPT 页数:74 大小:2.18MB
返回 下载 相关 举报
Alittlebitofhistory74_第1页
第1页 / 共74页
Alittlebitofhistory74_第2页
第2页 / 共74页
Alittlebitofhistory74_第3页
第3页 / 共74页
Alittlebitofhistory74_第4页
第4页 / 共74页
Alittlebitofhistory74_第5页
第5页 / 共74页
点击查看更多>>
资源描述

《Alittlebitofhistory74》由会员分享,可在线阅读,更多相关《Alittlebitofhistory74(74页珍藏版)》请在金锄头文库上搜索。

1、ECE 663MOSFETsECE 663A little bit of history.SubstrateChannelDrainInsulatorGateOperation of a transistorVSG 0 n type operationPositive gate bias attracts electrons into channelChannel now becomes more conductive More electronsSourceVSDVSGSubstrateChannelDrainInsulatorGateOperation of a transistorTra

2、nsistor turns on at high gate voltageTransistor current saturates at high drain biasSourceVSDVSGSubstrateChannelDrainInsulatorGateSourceVSDVSGStart with a MOS capacitorECE 663MIS Diode (MOS capacitor) Ideal WQuestionsWhat is the MOS capacitance? QS(S)What are the local conditions during inversion? S

3、,crHow does the potential vary with position? (x) How much inversion charge is generated at the surface? Qinv(x,S)Add in the oxide: how does the voltage divide? S(VG), ox(VG)How much gate voltage do you need to invert the channel? VTHHow much inversion charge is generated by the gate? Qinv(VG)Whats

4、the overall C-V of the MOSFET? QS(VG)ECE 663ECEFEVEiIdeal MIS Diode n-type, Vappl=0Assume Flat-band at equilibriumqSECE 663Ideal MIS Diode n-type, Vappl=0ECE 663Ideal MIS Diode p-type, Vappl=0ECE 663Ideal MIS Diode p-type, Vappl=0ECE 663AccumulationPulling in majority carriers at surfaceECE 663But t

5、his increases the barrier for current flow !n+ p n+ECE 663DepletionECE 663Need CB to dip below EF. Once below by B, minority carrier density trumps the intrinsic density. Once below by 2B, it trumps the major carrier density (doping) !Inversion BECE 663Sometimes maths can helpECE 663P-type semicondu

6、ctor Vappl 0Convention for p-type: positive if bands bend downECE 663Ideal MIS diode p-typeCB moves towards EF if 0 n increases VB moves away from EF if 0 p decreases ECE 663Ideal MIS diode p-typeAt the semiconductor surface, = ss s 0 depletion of holess =B - intrinsic concentration ns=ps=ni s B Inv

7、ersion (more electrons than holes) ECE 663Surface carrier concentrationECEFECE 663Want to find , E-field, Capacitance Solve Poissons equation to get E field, potential based on charge density distribution(one dimension)EEEECE 663Away from the surface, = 0andECE 663Solve Poissons equation:E = -d/dxd2

8、/dx2 = -dE/dx = (dE/d).(-d/dx) = EdE/dEdE/dECE 663Do the integral:LHS:RHS:Get expression for E field (d/dx):Solve Poissons equation:ECE 663Define:Debye LengthThen:+ for 0 and for 0E 0 0E 2B Questions What is the MOS capacitance? QS(S) What are the local conditions during inversion? S,crHow does the

9、potential vary with position? (x) How much inversion charge is generated at the surface? Qinv(x,S)Add in the oxide: how does the voltage divide? S(VG), ox(VG)How much gate voltage do you need to invert the channel? VTHHow much inversion charge is generated by the gate? Qinv(VG)Whats the overall C-V

10、of the MOSFET? QS(VG)ECE 663Charges, fields, and potentialsCharge on metal = induced surface charge in semiconductorNo charge/current in insulator (ideal)metalinsul semiconductordepletioninversionECE 663Electric FieldElectrostatic PotentialCharges, fields, and potentialsECE 663Electric FieldElectros

11、tatic PotentialDepletion RegionECE 663Electric FieldElectrostatic Potential = s(1-x/W)2Wmax = 2s(2B)/qNAB = (kT/q)ln(NA/ni)Depletion RegionQuestions What is the MOS capacitance? QS(S) What are the local conditions during inversion? S,cr How does the potential vary with position? (x) How much inversi

12、on charge is generated at the surface? Qinv(x,S)Add in the oxide: how does the voltage divide? S(VG), ox(VG)How much gate voltage do you need to invert the channel? VTHHow much inversion charge is generated by the gate? Qinv(VG)Whats the overall C-V of the MOSFET? QS(VG)Couldnt we just solvethis exa

13、ctly? U = bUS = bSUB = bBExact Solutiond/dx = -(2kT/qLD)F(B,np0/pp0)dU/F(U) = x/LD UUSF(U) = eUB(e-U-1+U)-e-UB (eU-1-U)1/2Exact SolutiondU/F(U,UB) = x/LD UUSF(U,UB) = eUB(e-U-1+U) + e-UB (eU-1-U)1/2 = qnieUB(e-U-1) e-UB(eU-1)Exact SolutionNA = 1.67 x 1015Qinv 1/(x+x0)ax0 LD . factorQuestions What is

14、 the MOS capacitance? QS(S) What are the local conditions during inversion? S,cr How does the potential vary with position? (x) How much inversion charge is generated at the surface? Qinv(x,S)Add in the oxide: how does the voltage divide? S(VG), ox(VG)How much gate voltage do you need to invert the

15、channel? VTHHow much inversion charge is generated by the gate? Qinv(VG)Whats the overall C-V of the MOSFET? QS(VG)ECE 663Threshold Voltage for Strong InversionTotal voltage across MOS structure= voltage across dielectric plus soxVi/tox = ss/(W/2) Before InversionAfter inversion there is a discontin

16、uity in D due to surface Qinv Vox (at threshold) = s(2B)/(Wmax/2)Ci = ECE 663Notice Boundary Condition !Local Potential vs Gate voltage VG = Vfb + s + (kstox/kox)(2kTNA/0ks)bs + eb(s-2B)1/2Initially, all voltage drops across channel (blue curve). Above threshold, channel potential stays pinned to 2B

17、, varying only logarithmically, so that most of the gate voltage drops across the oxide (red curve).oxsLook at Effective charge widthInitially, a fast increasing channel potential drops across increasing depletion widthEventually, a constant potential drops across a decreasing inversion layer width,

18、 so field keeps increasing and thus matches increasing field in oxide Wdm/2tinvQuestions What is the MOS capacitance? QS(S) What are the local conditions during inversion? S,cr How does the potential vary with position? (x) How much inversion charge is generated at the surface? Qinv(x,S) Add in the

19、oxide: how does the voltage divide? S(VG), ox(VG) How much gate voltage do you need to invert the channel? VTHHow much inversion charge is generated by the gate? Qinv(VG)Whats the overall C-V of the MOSFET? QS(VG)Charge vs Local Potential Qs (20kskTNA)bs + eb(s-2B)1/2Beyond threshold, all charge goe

20、s to inversion layerHow do we get the curvatures?EXACTAdd other terms and keepLeading termNEWInversion Charge vs Gate voltage Q eb(s-2B), s- 2B log(VG-VT)Exponent of a logarithm gives a linear variation of Qinv with VG Qinv = -Cox(VG-VT)Why Cox? Questions What is the MOS capacitance? QS(S) What are

21、the local conditions during inversion? S,cr How does the potential vary with position? (x) How much inversion charge is generated at the surface? Qinv(x,S) Add in the oxide: how does the voltage divide? S(VG), ox(VG) How much gate voltage do you need to invert the channel? VTH How much inversion cha

22、rge is generated by the gate? Qinv(VG)Whats the overall C-V of the MOSFET? QS(VG)ECE 663CapacitanceFor s=0 (Flat Band):Expand exponentials.ECE 663Capacitance of whole structureTwo capacitors in series:Ci - insulatorCD - DepletionORECE 663Capacitance vs VoltageECE 663Flat Band CapacitanceNegative vol

23、tage = accumulation CCiZero voltage Flat BandECE 663CVAs voltage is increased, C goes through minimum (weak inversion) where d/dQ is fairly flatC will increase with onset of strong inversionCapacitance is an AC measurementOnly increases when AC period long wrt minority carrier lifetimeAt “high” freq

24、uency, carriers cant keep up dont see increased capacitance with voltageFor Si MOS, “high” frequency = 10-100 Hz ECE 663CV Curves Ideal MOS CapacitorECE 663But how can we operate gate attodays clock frequency ( 2 GHz!)if we cant generate minoritycarriers fast enough ( 100 Hz) ?ECE 663MOScap vs MOSFE

25、TECE 663SubstrateDrainInsulatorGateSourceChannelSubstrateInsulatorGateChannelMinority carriers generated byRG, over minority carrier lifetime 100msSo Cinv can be Cox if fast gateswitching ( GHz) Majority carriers pulled infrom contacts (fast !)Cinv = CoxMOScap vs MOSFETECE 663Example Metal-SiO2-SiNA

26、 = 1017/cm3ni 9/cm3s -14 F/cmECE 663Example Metal-SiO2-Sid=50 nm thick oxide=10-5 cmi-14 F/cmECE 663Real MIS Diode: Metal(poly)-Si-SiO2 MOS Work functions of gate and semiconductor are NOT the sameOxides are not perfectTrapped, interface, mobile chargesTunnelingAll of these will effect the CV charac

27、teristic and threshold voltageECE 663Band bending due to work function differenceECE 663Work Function Differenceqs=semiconductor work function = difference between vacuum and Fermi levelqm=metal work functionqms=(qm- qs)For Al, qm=4.1 eVn+ polysilicon qs=4.05 eVp+ polysilicon qs=5.05 eVqms varies ov

28、er a wide range depending on dopingECE 663ECE 663SiO2-Si Interface ChargesECE 663Standard nomenclature for Oxide charges:QM=Mobile charges (Na+/K+) can causeunstable threshold shifts cleanlinesshas eliminated this issueQOT=Oxide trapped charge Can be anywherein the oxide layer. Caused by brokenSi-O

29、bonds caused by radiation damagee.g. alpha particles, plasma processes,hot carriers, EPROMECE 663QF= Fixed oxide charge positive charge layernear (2mm) Caused by incompleteoxidation of Si atoms(dangling bonds)Does not change with applied voltageQIT=Interface trapped charge. Similar in originto QF bu

30、t at interface. Can be pos, neg,or neutral. Traps e- and h during deviceoperation. Density of QIT and QF usuallycorrelated-similar mechanisms. Cureis H anneal at the end of the process.Oxide charges measured with C-V methodsECE 663Effect of Fixed Oxide ChargesECE 663ECE 663Surface RecombinationLatti

31、ce periodicity broken at surface/interface mid-gap E levelsCarriers generated-recombined per unit areaECE 663Interface Trapped Charge - QITSurface states R-G centers caused by disruption of lattice periodicity at surfaceTrap levels distributed in band gap, with Fermi-type distributed:Ionization and

32、polarity will depend on applied voltage (above or below Fermi levelFrequency dependent capacitance due to surface recombination lifetime compared with measurement frequencyEffect is to distort CV curve depending on frequencyCan be passivated w/H anneal 1010/cm2 in Si/SiO2 systemECE 663Effect of Inte

33、rface trapped charge on C-V curveECE 663a idealb lateral shift Q oxide, msc distorted by QITECE 663Non-Ideal MOS capacitor C-V curvesWork function difference and oxide charges shift CV curve in voltage from ideal caseCV shift changes threshold voltageMobile ionic charges can change threshold voltage

34、 as a function of time reliability problemsInterface Trapped Charge distorts CV curve frequency dependent capacitanceInterface state density can be reduced by H annealing in Si-Si02Other gate insulator materials tend to have much higher interface state densitiesECE 663All of the above.For the three

35、types of oxide charges the CV curve is shifted by the voltage on the capacitor Q/CWhen work function differences and oxide charges are present, the flat band voltage shift is:Some important equations in the inversion regime (Depth direction)VT = ms + 2B + oxWdm = 2S(2B)/qNAQinv = Cox(VG - VT)ox = Qs/CoxQs = qNAWdmVT = ms + 2B + (4SBqNA - Qf + Qm + Qot)/CoxSubstrateChannelDrainInsulatorGateSourcex

展开阅读全文
相关资源
正为您匹配相似的精品文档
相关搜索

最新文档


当前位置:首页 > 资格认证/考试 > 自考

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号