《verilog交通灯设计》由会员分享，可在线阅读，更多相关《verilog交通灯设计（8页珍藏版）》请在金锄头文库上搜索。
1、module jtd (zhi,clk,u,i);input zhi,clk;output 2:0u,i;reg2:0u,i;reg d;always(posedge clk)beginif(zhi) begin u2:0=3b100; i2:0=3b001; endelse begin d=d+1; if(d=30) u2:0=3b010; if(d=34) begin u2:0=3b001; i2:0=3b100; end if(d=64) begin u2:0=3b001; i2:0=3b010; end if(d=68) begin u2:0=3b100; i2:0=3b001; d=
2、0; endmodule jtd(zhi,u,i,clk,rst);input zhi,clk,rst;output 2:0u,i;reg 2:0u,i;reg4:0state;reg 5:0d;initial d=0;parameter s0=5b00001, s1=5b00010, s2=5b00100, s3=5b01000, s4=5b10000;always(posedge clk)beginif(!rst) begin state=s0;u2:0=3b100;i2:0=3b001;endelsebegincase(state)s4:begin u2:0=3b100;i2:0=3b0
3、01;if(zhi)begin state=s0;end else state=s4;ends0:begin u2:0=3b100;i2:0=3b001;d=d+1;if(d=30)begin state=s1;d=0;end else state=s0;ends1:begin u2:0=3b010;i2:0=3b001;d=d+1;if(d=4)begin state=s2;d=0;end else state=s1;ends2:begin u2:0=3b001;i2:0=3b100;d=d+1;if(d=30) begin state=s3;d=0;end else state=s2;en
4、ds3:begin u2:0=3b001;i2:0=3b010;d=d+1;if(d=4)begin state=s4;d=0;end else state=s3;enddefault: state=s4;endcaseendendendmodule黄灯闪module jtde(zhi,u,i,clk,rst);input zhi,clk,rst;output 2:0u,i;reg 2:0u,i;reg4:0state;reg 6:0d;initial d=0;parameter s0=5b00001, s1=5b00010, s2=5b00100, s3=5b01000, s4=5b1000
5、0;always(posedge clk)beginif(!rst) begin state=s4;u2:0=3b100;i2:0=3b001;endelsebegincase(state)s4:begin u2:0=3b100;i2:0=3b001;if(zhi)begin state=s0;end else state=s4;ends0:begin u2:0=3b100;i2:0=3b001;d=d+1;if(d=30)begin state=s1;d=0;end else state=s0;ends1:begin d=d+1; if(d=1)begin u2:0=3b000;i2:0=3
6、b001;state=s1;end if(d=2)begin u2:0=3b010;i2:0=3b001;state=s1;end if(d=3)begin u2:0=3b000;i2:0=3b001;state=s1;end if(d=4)begin u2:0=3b010;i2:0=3b001;state=s2;d=0;end ends2:begin u2:0=3b001;i2:0=3b100;d=d+1;if(d=30) begin state=s3;d=0;end else state=s2;ends3:begin d=d+1; if(d=1)begin i2:0=3b000;u2:0=
7、3b001;state=s3;end if(d=2)begin i2:0=3b010;u2:0=3b001;state=s3;end if(d=3)begin i2:0=3b000;u2:0=3b001;state=s3;end if(d=4)begin i2:0=3b010;u2:0=3b001;state=s4;d=0;end enddefault: state=s4;endcaseendend黄灯闪且倒计时module mnb(zhi,u,i,clk,rst,ugx,usx,igx,isx);input zhi,clk,rst;output 2:0u,i;output 3:0ugx,us
8、x,igx,isx;reg 2:0u,i;reg4:0state;reg 4:0ugx,usx,igx,isx;reg 6:0d,e,f;initialbegin d=0; e=30; f=34; endparameter s0=5b00001, s1=5b00010, s2=5b00100, s3=5b01000, s4=5b10000;always(posedge clk)beginif(!rst) begin state=s4;u2:0=3b100;i2:0=3b001;endelsebegincase(state)s4:begin u2:0=3b100;i2:0=3b001;ugx=0
9、;usx=0;igx=0;isx=0;if(zhi)begin state=s0;d=0;e=30;f=35;end else state=s4;ends0:begin u2:0=3b100;i2:0=3b001;ugx=e%10;usx=e/10;igx=f%10;isx=f/10;d=d+1;e=e-1;f=f-1; if(d=30)begin state=s1;d=0;e=4;f=4;end else state=s0; ends1:begin ugx=e%10;usx=e/10;igx=f%10;isx=f/10;e=e-1;f=f-1; if(d=0)begin u2:0=3b010
10、;i2:0=3b001;d=d+1;state=s1;end if(d=1)begin u2:0=3b000;i2:0=3b001;d=d+1;state=s1;end if(d=2)begin u2:0=3b010;i2:0=3b001;d=d+1;state=s1;end if(d=3)begin u2:0=3b000;i2:0=3b001;state=s2;d=0;e=35;f=30;end ends2:begin u2:0=3b001;i2:0=3b100;ugx=e%10;usx=e/10;igx=f%10;isx=f/10;d=d+1;e=e-1;f=f-1; if(d=30) b
11、egin state=s3;d=0;e=4;f=4;end else state=s2; ends3:begin ugx=e%10;usx=e/10;igx=f%10;isx=f/10;d=d+1;e=e-1;f=f-1; if(d=1)begin i2:0=3b000;u2:0=3b001;state=s3;end if(d=2)begin i2:0=3b010;u2:0=3b001;state=s3;end if(d=3)begin i2:0=3b000;u2:0=3b001;state=s3;end if(d=4)begin i2:0=3b010;u2:0=3b001;state=s4;d=0;end enddefault: state=s4;endcaseendendendmodule黄灯闪
