《(完整版)Microchip-dsPIC33FJ12MC202马达控制开发方案.doc》由会员分享，可在线阅读，更多相关《(完整版)Microchip-dsPIC33FJ12MC202马达控制开发方案.doc（15页珍藏版）》请在金锄头文库上搜索。
1、Microchip dsPIC33FJ12MC202马达控制开发方案Microchip 公司的dsPIC33FJ12MC201/202是高性能的16位数字信号控制器(DSC),包括有广泛的DSP功能和高性能的16位微控制器(MCU)架构.而dsPICDEM MCHV开发系统使用户能快速评估和开发采用dsPIC数字信号控制器(DSC)的各种马达应用,可以控制无刷直流(BLDC)马达,永磁同步马达(PMSM)和传感器或无传感器的AC感应马达(ACIM).本文介绍了dsPIC33FJ12MC201/202主要特性,方框图以及dsPICDEM MCHV开发系统方框图,主要特性和dsPICDEM MCH
2、V开发系统包括PFC级与功率模块级的电路图.The Microchip dsPICDEM MCHV Development System is intended to aid the user in the rapid evaluation and development of a wide variety of motor control applications using a dsPIC Digital Signal Controller (DSC). This development system is targeted to control Brushless DC (BLDC) m
3、otors, Permanent Magnet Synchronous Motors(PMSM), and AC Induction Motors (ACIM) in sensor or sensorless operation.dsPIC33FJ12MC201/202 : High-Performance, 16-bit Digital Signal Controllers The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 1
4、6-bit microcontroller (MCU) architecture.dsPIC33FJ12MC202主要特性:Operating Range: Up to 40 MIPS operation (at 3.0-3.6V):- Industrial temperature range (-40 to +85)- Extended temperature range (-40 to +125)High-Performance DSC CPU: Modified Harvard architecture C compiler optimized instruction set 16-bi
5、t-wide data path 24-bit-wide instructions Linear program memory addressing up to 4M instruction words Linear data memory addressing up to 64 Kbytes 83 base instructions: mostly one word/one cycle Two 40-bit accumulators with rounding and saturation options Flexible and powerful addressing modes:- In
6、direct- Modulo- Bit-Reversed Software stack 16 x 16 fractional/integer multiply operations 32/16 and 16/16 divide operations Single-cycle multiply and accumulate:- Accumulator write back for DSP operations- Dual data fetch Up to 16-bit shifts for up to 40-bit dataTimers/Capture/Compare/PWM: Timer/Co
7、unters, up to three 16-bit timers- Can pair up to make one 32-bit timer- One timer runs as Real-Time Clock with external 32.768 kHz oscillator- Programmable prescaler Input Capture (up to four channels):- Capture on up, down, or both edges- 16-bit capture input functions- 4-deep FIFO on each capture
8、 Output Compare (up to two channels):- Single or Dual 16-bit Compare mode- 16-bit Glitchless PWM modeInterrupt Controller: 5-cycle latency Up to 26 available interrupt sources Up to three external interrupts Seven programmable priority levels Four processor exceptionsDigital I/O: Peripheral pin Sele
9、ct functionality Up to 21 programmable digital I/O pins Wake-up/Interrupt-on-Change for up to 21 pins Output pins can drive from 3.0V to 3.6V Up to 5V output with open drain configuration All digital input pins are 5V tolerant 4 mA sink on all I/O pinsOn-Chip Flash and SRAM: Flash program memory (12
10、 Kbytes) Data SRAM (1024 bytes) Boot and General Security for program FlashSystem Management: Flexible clock options:- External, crystal, resonator, internal RC- Fully integrated Phase-Locked Loop (PLL)- Extremely low-jitter PLL Power-up Timer Oscillator Start-up Timer/Stabilizer Watchdog Timer with
11、 its own RC oscillator Fail-Safe Clock Monitor Reset by multiple sourcesPower Management: On-chip 2.5V voltage regulator Switch between clock sources in real time Idle, Sleep, and Doze modes with fast wake-upMotor Control Peripherals: 6-channel 16-bit Motor Control PWM:- Three duty cycle generators-
12、 Independent or Complementary mode- Programmable dead time and output polarity- Edge-aligned or center-aligned- Manual output override control- One Fault input- Trigger for ADC conversions- PWM frequency for 16-bit resolution ( 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode
13、- PWM frequency for 11-bit resolution ( 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode 2-channel 16-bit Motor Control PWM:- One duty cycle generator- Independent or Complementary mode- Programmable dead time and output polarity- Edge-aligned or center-aligned- Manual ou
14、tput override control- One Fault input- Trigger for ADC conversions- PWM frequency for 16-bit resolution ( 40 MIPS) = 1220 Hz for Edge-Aligned mode, 610 Hz for Center-Aligned mode- PWM frequency for 11-bit resolution ( 40 MIPS) = 39.1 kHz for Edge-Aligned mode, 19.55 kHz for Center-Aligned mode Quad
15、rature Encoder Interface module:- Phase A, Phase B, and index pulse input- 16-bit up/down position counter- Count direction status- Position Measurement (x2 and x4) mode- Programmable digital noise filters on inputs- Alternate 16-bit Timer/Counter mode- Interrupt on position counter rollover/underflowAnalog-to-Digital Converters (ADCs): 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:- Two and four simultaneous samples (10-bit ADC)- Up to six input channels with auto-scanning
