ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译

上传人:ni****g 文档编号:479783220 上传时间:2023-01-20 格式:DOC 页数:16 大小:63.02KB
返回 下载 相关 举报
ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译_第1页
第1页 / 共16页
ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译_第2页
第2页 / 共16页
ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译_第3页
第3页 / 共16页
ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译_第4页
第4页 / 共16页
ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译_第5页
第5页 / 共16页
点击查看更多>>
资源描述

《ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译》由会员分享,可在线阅读,更多相关《ASIC和FPGA的混合系统 毕业论文英文资料和中文翻译(16页珍藏版)》请在金锄头文库上搜索。

1、英文资料及中文翻译A hybrid ASIC and FPGA ArchitectureFPGA is English Field Programmable Gate Array abbreviation, namely the scene programmable gate array, it is the product which in PAL, GAL, EPLD and so on in the programmable component foundation further develops. It is took in the special-purpose integrate

2、d circuit (ASIC) domain one kind partly has custom-made, both solves has had custom-made the electric circuit which the electric circuit appears the insufficiency, and has overcome the original programmable component gate number limited shortcoming. FPGA used logical unit array LCA (Logic Cell Array

3、) this kind of new concept, the interior including has been possible to dispose logical module CLB (Configurable Logic Block), output load module IOB (Input Output Block) and internal segment (Interconnect) three parts. The FPGA essential feature mainly has:1) Uses FPGA to design the ASIC electric c

4、ircuit, the user does not need to throw the piece production, can obtain the chip which comes in handy. - - 2) FPGA may make other all to have custom-made or partly to have custom-made the ASIC electric circuit the experimental preview.2) The FPGA interior has the rich trigger and the I/O pin. 3) FP

5、GA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.4) FPGA is in the ASIC electric circuit designs the cycle to be shortest, the development cost is lowest, one of risk smallest components.5) FPGA uses the high speed C

6、HMOS craft, the power loss is low, may and CMOS, the TTL level is compatible. It can be said that, the FPGA chip is the small batch system enhances the system integration rate, one of reliable best choices. FPGA is by deposits the procedure establishes its active status in internal RAM, therefore, t

7、ime work needs to carry on the programming to internal RAM .The user may act according to the different disposition pattern, selects the different programming method. When adds the electricity, the FPGA chip the data read-in internal programs EPROM in RAM, after the disposition completes, FPGA thrus

8、t build-up .After falls the electricity, FPGA restores the unsoldered glass, internal logic relations vanishing, therefore, FPGA can use repeatedly. The FPGA programming does not need the special-purpose FPGA programmer, only must use general EPROM, the PROM programmer then. When needs to revise the

9、 FPGA function, only must trade piece of EPROM then. Thus, identical piece FPGA, the different programming data, may have the different electric circuit function. Therefore the FPGA use is extremely flexible. FPGA has many kinds of disposition pattern: Parallel principal-mode -like is piece of FPGA

10、adds piece of EPROM the way; The host may support piece of PROM from the pattern to program multi-piece FPGA; The serial pattern may use serial PROM to program FPGA; The peripheral pattern may FPGA take the microprocessor the peripheral, programs by the microprocessor to it.In the electrical observa

11、tion and control system, needs to gather each kind of simulation quantity signal, the digital quantity signal frequently, and carries on corresponding processing to them. In the ordinary circumstances, in the observation and control system with ordinary MCU (for example 51, 196 and so on monolithic

12、integrated circuits or control DSP) is may complete the system task.。But when in the system must gather the signal quantity are specially many when (is specially each kind of signal quantity, condition quantity), depends on merely with the ordinary MCU resources on often with difficulty completes th

13、e task。This time, generally only can adopt the multi-MCU in-line processing pattern, or depends on other chip expansion system resources to complete the system the monitor duty. Not only did this increased the massive exterior electric circuits and the system cost, moreover increased the system comp

14、lexity greatly, thus the system reliability could receive certain influence, this was not obviously the designer is willing to see. One kind based on the FPGA technology simulation quantity, digital quantity gathering and the processing system, uses FPGA the I/O port to be many, also may program the

15、 control freely, define its function the characteristic, matches by VHDL the compilation FPGA interior execution software, can solve gathering signal way many problems well。Because compiles with VHDL the execution software interior to each group of digital quantity is according to the parallel proce

16、ssing, moreover the FPGA hardware speed is the ns level, this is a speed which current any MCU all with difficulty achieved, therefore this system compared to other systems can real-time, monitor the signal quantity fast the change。Therefore in the condition quantity specially many monitor system, this system will be able to display own superiority.The practice proved that, Designs the DDS electric circuit with FPGA to use the special-purpose DDS chip to be more ni

展开阅读全文
相关资源
相关搜索

当前位置:首页 > 学术论文 > 其它学术论文

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号