ARM应用笔记179:Cortex-M3嵌入式软件开发

上传人:ZJ****2 文档编号:46825976 上传时间:2018-06-28 格式:PDF 页数:24 大小:179.11KB
返回 下载 相关 举报
ARM应用笔记179:Cortex-M3嵌入式软件开发_第1页
第1页 / 共24页
ARM应用笔记179:Cortex-M3嵌入式软件开发_第2页
第2页 / 共24页
ARM应用笔记179:Cortex-M3嵌入式软件开发_第3页
第3页 / 共24页
ARM应用笔记179:Cortex-M3嵌入式软件开发_第4页
第4页 / 共24页
ARM应用笔记179:Cortex-M3嵌入式软件开发_第5页
第5页 / 共24页
点击查看更多>>
资源描述

《ARM应用笔记179:Cortex-M3嵌入式软件开发》由会员分享,可在线阅读,更多相关《ARM应用笔记179:Cortex-M3嵌入式软件开发(24页珍藏版)》请在金锄头文库上搜索。

1、Copyright 2007. All rights reserved. ARM DAI0179BApplication Note 179Cortex-M3 Embedded Software DevelopmentReleased on: March 2007Application Note 1792Copyright 2007. All rights reserved.ARM DAI0179BApplication Note 179 Cortex-M3 Embedded Software DevelopmentCopyright 2007. All rights reserved.Rele

2、ase InformationProprietary NoticeWords and logos marked with or are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

3、Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.The product described in this document is subject to continuous developments a

4、nd improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.This document is intended only

5、 to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.Where the term ARM is used it means “ARM or any of its s

6、ubsidiaries” as appropriate.Confidentiality StatusThis document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.Product St

7、atusThe information in this document is final, that is for a developed product.Web Addresshttp:/Table 1 Change historyDateIssueChangeJanuary 2007AFirst release (withdrawn)March 2007BSecond releaseApplication Note 179ARM DAI0179BCopyright 2007. All rights reserved.31The Cortex-M3This application note

8、 introduces the main features of the ARM Cortex-M3 processor and describes different aspects of developing software for it. It also covers the migration of existing ARM projects to the Cortex-M3 platform.The ARM Cortex-M3 is a high performance, low cost and low power 32-bit RISC processor. The Corte

9、x-M3 processor only executes Thumb-2 instructions. It does not support the ARM instruction set. The Cortex-M3 processor is based on the ARM architecture v7-M and has an efficient Harvard 3-stage pipeline core. It also features hardware divide and low-latency Interrupt Service Routine(ISR) entry and

10、exit.As well as the CPU core, the Cortex-M3 processor includes a number of other components. These include a Nested Vectored Interrupt Controller (NVIC), an optional Memory Protection Unit (MPU), Timer, Debug Access Port (DAP) and optional Embedded Trace Macrocell (ETM). The Cortex-M3 also has a fix

11、ed memory map.1.1Nested Vectored Interrupt Controller (NVIC)Depending on the implementation used by the silicon manufacturer, the NVIC can support up to 240 external interrupts with up to 256 different priority levels that can be dynamically reprioritized. It supports both level and pulse interrupt

12、sources. The processor state is automatically saved by hardware on interrupt entry and is restored on interrupt exit. The NVIC also supports tail-chaining of interrupts.The use of an NVIC in the Cortex-M3 means that the vector table for a Cortex-M3 is very different to previous ARM cores. The Cortex

13、-M3 vector table contains the address of the exception handlers and ISR, not instructions as most other ARM cores do. The initial stack pointer and the address of the reset handler must be located at 0x0 and 0x4 respectively. These values are then loaded into the appropriate CPU registers at reset.1

14、.2Memory Protection Unit (MPU)The MPU is an optional component of the Cortex-M3. If included, it provides support for protecting regions of memory through enforcing privilege and access rules. It supports up to eight different regions, each of which can be split into a further eight equal-size sub-r

15、egions.1.3Debug Access Port (DAP)The DAP uses an AHB-AP interface to communicate with the processor and other peripherals. There are two different supported implementations of the Debug Port, the Serial Wire JTAG Debug Port (SWJ-DP) and the Serial Wire Debug Port (SW-DP). Your Cortex-M3 implementati

16、on might contain either of these depending on the implementation used by your silicon manufacturer.1.4Memory mapUnlike most previous ARM cores, the overall layout of the memory map of a device based around the Cortex-M3 is fixed. This allows easy porting of software between different systems based on the Cortex-M3. The address space is split into a number of different sections. This is shown in Figure 1 on page 4 and described in Tab

展开阅读全文
相关资源
正为您匹配相似的精品文档
相关搜索

最新文档


当前位置:首页 > IT计算机/网络 > 其它相关文档

电脑版 |金锄头文库版权所有
经营许可证:蜀ICP备13022795号 | 川公网安备 51140202000112号