《扁平封装集成电路引线成形模具设计》由会员分享，可在线阅读，更多相关《扁平封装集成电路引线成形模具设计（3页珍藏版）》请在金锄头文库上搜索。
1、4 null 结束语B:Hq?kdq!9,d4HMaH_VL,9h+null ( 1964- ) ,3,2S,=,Z_9#.扁平封装集成电路引线成形模具设计7null1, 2 ,U1,k2(1.中北大学机械工程与自动化学院,山西太原030051; 2.上海航天电子有限公司,上海201800)The Design of Flat Package Integrated Circuits Lead DieZONG Chao1,2, QIN Huinullbin1, HUANG Xiaonullyu2(1.College of Mechanical Engineering and Automatiza
2、tion, North University of China,Taiyuan 030051, China;2.Shanghai Aerospace Electronic Co., Ltd., Shanghai 201800, China)null nullK1:在分析引线成形技术要求a确定成形方式的基础上进行了引线成形模具设计,并对引线成形过程进行分析a计算及校核,最终形成了引线成形模具的通用结构及相关计算的通用公式.设计过程中,还着重解决了冲裁间隙的可调及上a下模的快速装夹等问题.1oM:;K;L;ms|: TG385. 4DSM: BcI|: 1001null2257(2008) 12n
3、ull0076null03l: 2008null07null11Abstract: Lead forming of the flat package innulltegrated circuits is essential to the electronics asnullsembly. In this paper, the request of lead forming isanalyzed, the design of lead die on the basis of denulltermining the forming manner is introduced. Thenthe pro
4、cess of the lead forming is analyzed, compunullted and checked. Finally , we get the generic strucnullture of lead die and the general formula of relatedterms operators. In this process, some problemssuch as the adjustment of the punching gap and thefast clamping should be solved.Key words: integrat
5、ed circuits; flat package;lead forming; stamping die0 null 引言0/y?Z,K$vEat?5 1 .0-,|LLw0/S 2 .-,gL,a/NL,?|LPp.7S=L,e,Trq,B.LCi5,!9B*Teaaa,+YPla?|,1il.null76null null0null2008(12)1 null 模具设计及相关计算1. 1nullZ4-,LZT/3:mLH,HgM;Y!HgM,H;!HH,gMaB8.ZT$,!9HLH,OanagMB8ZT,ZTTea.1. 2null8!98m1U,/1aOvF,OvYViW#,1jalM
6、#%OF,jYVlM%OiW#,lMYVW#k%lM%O.TH,Ov,/,n5L,GQL1wawnalgM,V7LCLw.m1 nullL8BQ,B,Xaq.ZL/aOvalM#%O,V?|8L1,7?naTrq.1. 3nullVs#M19KLV1#a1walgM#wn3s./T,!F1wq;F 21w;FnullU1w;K,B|K = 1.30;nullbK; bwqz;tw; rwq=w;F 3M;F 4nw;Ansg; Pn; nL;Fnnw.1.3.1 null 引线定位及压紧|FbOv,/,OvT/L.F1/13 :F1= (0.3 0.8)F 2 (1)1.3.2 null 引线
7、自由弯曲/,Ov/M,L?31w,L1wVc2Uw,191w4:F2= 2null Fnull= 1.4K bt2nullbr + t (2)1.3.3 null 校正弯曲与废料剪切?/,lM/,LCLlgM,H,MLwn.M:F3 null2btnullb (3)wn:F4= A null p (4)2 null 扁平封装集成电路引线成形模具设计通用式null null|?,j#j,m2U,!9HM199M.m2nullKL-aZLLCL!9Y,C|?KL!9,9YT9/5.L1w:F1= 0.7nK bt2 nullbr + t (5)M:FMnullnbtnullb (6)null77nullnull0null2008( 12)wn:Fn= nbp null (L 2 - L 1 ) ( 7)3 null 关键问题分析3.1nullKL,/i,HLTV.r1F,EwVL=q,F111:F1 nullF= (0 .3 0.8)F1(8)3.2nullssLwV,ssm3U.A,)1,0;ABV,NV,$,0v9vF1 ;BCL1wV,wV,F1M;CDLlgM#wnV,NV,$,v9v,D,F2 ,wn.m3 nullLwVssa.F1.LV1w, F1F1M,1wHrKvF2 ,1w,
