《基于LVDS的某武器遥测系统数据记录仪研制》由会员分享，可在线阅读，更多相关《基于LVDS的某武器遥测系统数据记录仪研制（70页珍藏版）》请在金锄头文库上搜索。
1、中北大学学位论文基于基于 LVDS 的某武器遥测系统数据记录仪研制的某武器遥测系统数据记录仪研制摘要摘要信息通信产业日新月异，对数据的存储速度、容量、功耗、可靠性等要求越来越高，这就需要一套稳定可靠的数据存储系统。本设计结合国内外研究现状和课题要求，设计和研发了基于 LVDS 的某武器遥测系统数据记录仪研制。该系统搭建了以 FPGA 为基础的硬件平台，通过总线型 LVDS 接收数字信号，经缓存后，以 TTL 电平形式存储到大容量 FLASH 存储器中。本设计利用 FPGA 开发周期短、可重构性强和 VHDL 硬件语言的高灵活性等优势，实现了系统工作模式的控制，完成了接口设计和时序逻辑设计；采用
2、多点到多点总线型架构的 LVDS 接收器来接收采编装置的大量数据，其特点为速度快，性能可靠性高。应用 FPGA 内部 FIFO 进行数据缓存，减小了体积简化了电路设计，实现了数据缓存和跨时钟域的速度匹配。采用大容量闪存做存储器使系统具有了存储数据量大以及掉电数据不丢失的特点。同时采用光电隔离对干扰进行了有效的控制。总体设计，既节省了开发成本，又缩短了开发周期，同时具有体积小、可靠性高等特点。本文对 LVDS 高速总线传输技术和大容量存储技术等关键技术在本系统中的应用进行了具体的叙述；并对系统总体方案设计、各功能模块的具体实现原理以及设计过程中的各种问题与解决方法给出了详细的说明和研究。用模拟信
3、号源的方法验证了系统的可实现性与可靠性。最终通过与实测结果的比对，得出本系统的可行性、可靠性、有效性。关键词：LVDS，FPGA，存储测试，FLASH中北大学学位论文Research and Produce of certain weapon telemetry system Data logger Based on LVDSAbstractThe rapid development of information and communication industry, more and more specifications of data storage devices are requir
4、ed, such as storage speed, capacity, power consumption and reliability, which requires a reliable data storing system. this thesis combines research status and requirements of the subject, we designed a weapon telemetry system Data logger based on LVDS to complete the data storing tasks.The system i
5、s built based on a FPGA hardware platform，which receives the digital signals through LVDS bus and after cache stored ,the data is stored into the large capacity FLASH memory in the form of TTL level. The design uses the advantages of FPGAs short development cycle and strong reconstructing ability, t
6、ogether with the high flexibility of hardware descriptive language VHDL, to achieve the control of the system working mode, completed the design of interface and sequential logic design .With Multi point to multi point bus architecture LVDS receiver to receive large amounts of data editing device, w
7、hich is characterized by high speed, performance and reliability. Application of FPGA internal FIFO data cache, to reduce the volume, simplifies the circuit design, has realized the data cache and clock domain crossing speed matching. Using large capacity flash memory to do system has a large amount
8、 of stored data and the characteristics of the data is not lost. At the same time adopt photoelectric isolation for effective control of interference. This kind of design saves development cost, shortens the development cycle，and provides a lot of advantages, such as small size，strong flexibility an
9、d high reliability.In this thesis，we introduces the application of LVDS based high-speed bus transmission technology and large-capacity storage technology, discusses related functional modules and some specific design principles，and explains several problems encountered in the design and gives out t
10、he corresponding measures. A set of testing is applied on the system 中北大学学位论文to verify each module，and the testing results prove the feasibility，reliability and versatility of this design.Keywords: LVDS, FPGA, Storage test,FLASH中北大学学位论文I目目 录录1 绪论.11.1 选题的研究背景及意义.11.2 国内外研究现状.21.2.1 LVDS 技术的现状与发展.21.2.2 存储技术的现状及发展.31.3 课题研究内容.52 LVDS 理论及电路设计关键技术.72.1 LVDS 技术.72.1.1 LVDS 简述.72.1.2 LVDS 的通信模式.92.2 BLVDS 技术 .102.3 LVDS/BLVDS 数据传输的关键技术.122.4 低压差分技术的应用.132.5 本章小结.133 系统方案设计 .153.1 性能要求.153.2 方案设计分析.153.3 系统总体方案.163.4 系统方案中各器件的选择.
