《AllegroPCB数字信号完整性教学提纲》由会员分享，可在线阅读，更多相关《AllegroPCB数字信号完整性教学提纲（23页珍藏版）》请在金锄头文库上搜索。
1、1,Using Allegro PCB SI to Analyze a Boards Power Delivery System from Power Source to Die Pad,International Cadence Usergroup Conference September 15 17, 2003 Juergen Flamm, Cadence,2,About the Author,Juergen Flamm Senior Technical Sales Leader Cadence Design Systems,Juergen holds a MS EE degree fro
2、m the “University Fridericiana” in Karlsruhe (Germany) Throughout his career, he has been actively involved at all levels and in all aspects of electronic design. He started designing wideband telephony line amplifiers and repeaters at AEG Telefunken. Next he joined Litef (Litton Germany) as the lea
3、d engineer for sensor electronic development. He designed mixed mode analog/digital ASICs, miniaturized hybrid electronics and next level multi-board system in a box electronics. He relocated to the United States in 1990 to join Litton corporate as the leader of an international technology transfer
4、team. Shortly after, he was promoted to manager of the Analog Design Group to move on to manager of the Electronic Engineering Department. With the beginning of 2001, a planned careerr change brought Juergen to Cadence. He joined PSD as a Senior Technical Sales Leader with focus on the Allegro PCB S
5、I family of tools. He holds 5 patents in the areas of performance electronics for fiber optic and MEMS sensors.,3,Agenda,Introduction Describing the problem Developing a Solution Step1:Power delivery system analysis for a board using Allegro PCB PI Step2: Power delivery system analysis for a board/p
6、ackage combination using Allegro PCB SI SSN Step3: Combining Step1 and Step2 and more Summary Q & A,5,Describing the Problem,Example:,Parasitic elements in the PWR/GND supply path cause power supply noise and fluctuations on the chip supply rails,6,Describing the Problem (cont.),Multiple elements mu
7、st be considered simultaneously when analyzing a boards PWR/GND path from power source to the chip supply rails. Board power source (VRM) Output current slew rate capability, dynamic source impedance, Board plane structures Differential and common mode impedance, resonances, Board decoupling capacit
8、ors Type, quantity, pin escape and via connections, placement location, - - - - - - - - - - - - - - - - - - - - Board traces and associated vias Interconnecting PWR/GND planes and chip package pins, Package model (chip) Pins, traces, planes, vias, bond wires, ,7,Developing a solution,Step1 Analyze a
9、 boards PWR/GND plane pairs impedance, including decoupling capacitors, using Allegro PCB PI frequency domain simulation. Step2 Analyze the PWR/GND connection path from planes to the chip power rails using Allegro PCB SI SSN time domain simulation. Step3 Append Step2 model with Step1 source impedanc
10、e model. Use appended model and Allegro PCB SI SSN simulation to evaluate PWR/GND bounce impact on signal waveform and timing.,8,Step1,Allegro PCB PI Prepare board for and run Allegro PCB PI frequency domain simulations Complete Allegro PCB SI “Setup Advisor”, focus on “Identify DC Nets” Complete Al
11、legro PCB PI “Setup Wizard”, select at least 1 standard library capacitor Use “Report” to identify capacitor types per plane pair Create/assign models for/to identified capacitor types Under “Cap Libraries” in Board Folder and select used capacitor types Approximate maximum worst case switching curr
12、ent, place noise source Determine VRM model parameters and place VRM Set preferences and run multi node simulations Analyze resulting impedance graphs Optionally determine a simple worst case source impedance model (R, L, C),9,Step1,Design & Analysis,Report,Library Setup,10,Step1,Board with highligh
13、ted Plane Shapes, VRM, Noise Source, Grid Size,11,Step1,Multi Node Simulation result,Simple source impedance approximation: Z = 40mOhm + j2pi*f*0.32nH,12,Step2,Allegro PCB SI -SSN Prepare board for and run Allegro PCB SI SSN time domain simulations Use Allegro PCB SI “Setup Advisor”, focus on “Devic
14、e Setup” and “SI Model assignment” Check targeted device model for pin parasitic values Assign power bus to associated power pins of device model Assign ground bus to associated ground pins of device model Assign power and ground bus to desired simultaneously switching I/O pins of device model Selec
15、t preferences as intended and run Allegro PCB SI SSN simulation to create waveforms,13,Step2,Power & ground bus assignments,Pin data,A large package model instead of pin data could be used to provide a more comprehensive model.,Device model preparation,14,Step2,Power and ground bounce wave forms,15,
16、Step2,Additional signal waveform evaluation options Extract net into Allegro PCB SI 210 (SigXp) tool, add current probe and perform reflection simulation Evaluate single net voltage and current waveforms Helpful to determine/validate rise/fall times and maximum switching current used in step1 Set up and run EMI simulation Evaluate single net spectral current distribution Helpful to determine needed b
