《tlc549,verilog实现电压测量》由会员分享，可在线阅读，更多相关《tlc549,verilog实现电压测量（7页珍藏版）》请在金锄头文库上搜索。
1、module szdyb(clk,cs,sdate,clk_ad,reset,dateout);input clk,reset,sdate;output cs,clk_ad;output7:0dateout;reg cs,clk_ad_r,clk_r;reg7:0dateout, dateout_r;reg7:0count;reg2:0temp;reg3:0cnt;reg mark;reg flag;parameter 2:0s0=0,s1=1,s2=2;reg 2:0c_st;always(posedge clk)begin if(count119)count=count+1; else b
2、egin clk_r=clk_r;count=0;endendalways(posedge clk)begin clk_ad_r=clk_r;endassign clk_ad=clk_ad_r;always(posedge clk_r or negedge reset)begin if(!reset)c_st=s0;else case(c_st)s0:begin cs=1;mark=0; if(temp=3)begin temp=0;c_st=s1;end else begin temp=temp+1;c_st=s0;end ends1:begin cs=0;mark=1; c_st=s2;e
3、nds2:begin cs=0;mark=1; if(flag=1)c_st=s0; else c_st=s2; enddefault:c_st=s0;endcaseendalways(posedge clk_ad_r)begin if(mark=1) if(cnt=8)begin cnt=0;flag=1;end else begin cnt=cnt+1;flag=0;endendalways(posedge clk_ad_r)begin if(mark=1) if(flag=1)dateout=dateout_r; else dateout_r=dateout_r6:0,sdate;end
4、endmodulemodule scan_led(clk_1k,d,dig,seg);/模块名scan_ledinput clk_1k;/输入时钟input11:0 d;/输入要显示的数据output7:0dig;/数码管选择输出引脚output7:0 seg;/数码管段输出引脚reg7:0 seg_r;/定义数码管输出寄存器reg7:0 dig_r;/定义数码管选择输出寄存器reg3:0 disp_dat;/定义显示数据寄存器reg2:0count;/定义计数寄存器assign dig = dig_r;/输出数码管选择assign seg = seg_r;/输出数码管译码结果always (
5、posedge clk_1k) /定义上升沿触发进程begin if(count2)count = count + 1b1; else count=0;endalways (posedge clk_1k) begincase(count)/选择扫描显示数据3d0:disp_dat = d11:8; /第一个数码管3d1:disp_dat = d7:4;/第二个数码管3d2:disp_dat = d3:0;/第三个数码管endcasecase(count)/选择数码管显示位3d0:dig_r = 8b01111111;/选择第一个数码管显示3d1:dig_r = 8b10111111;/选择第二
6、个数码管显示3d2:dig_r = 8b11011111;/选择第三个数码管显示endcase case(count) 3d0:seg_r7=0; 3d1:seg_r7=1; 3d2:seg_r7=1; endcaseendalways (disp_dat)begincase(disp_dat)/七段译码4h0:seg_r6:0 = 7b1000000;/显示04h1:seg_r6:0 = 7b1111001;/显示14h2:seg_r6:0 = 7b0100100;/显示24h3:seg_r6:0 = 7b0110000;/显示34h4:seg_r6:0 = 7b0011001;/显示44h
7、5:seg_r6:0 = 7b0010010;/显示54h6:seg_r6:0 = 7b0000010;/显示64h7:seg_r6:0 = 7b1111000;/显示74h8:seg_r6:0 = 7b0000000;/显示84h9:seg_r6:0 = 7b0010000;/显示9 default:seg_r6:0 = 7b1111111;endcaseendendmodulemodule lookup(V,q);input 7:0V;output 11:0q;reg 11:0q;reg 11:0HB,LB;wire d1,d2,d3;always(V)begin case(V7:4) /
8、-A/D值的高4位转换成3位BCD码 4b1111: HB=12b001001000000; /-2.40 4b1110: HB=12b001000100100;/-2.24 4b1101: HB=12b001000001000;/-2.08 4b1100: HB=12b000110010010;/-1.92 4b1011: HB=12b000101110110;/-1.76 4b1010: HB=12b000101100000;/-1.60 4b1001: HB=12b000101000100;/-1.44 4b1000: HB=12b000100101000; /-1.28 4b0111:
9、 HB=12b000100010010;/-1.12 4b0110: HB=12b000010010110; / -0.96 4b0101: HB=12b000010000000; / -0.80 4b0100: HB=12b000001100100;/-0.64 4b0011: HB=12b000001001000;/-0.48 4b0010: HB=12b000000110010;/-0.32 4b0001: HB=12b000000010110;/-0.16 4b0000: HB=12b000000000000; / -0.00 default: HB=12b111111111111;e
10、ndcase case(V3:0) /-A/D值低4位变为3位BCD码 4b1111: LB=12b000000010101; / -0.15 4b1110: LB=12b000000010100; /-0.14 4b1101: LB=12b000000010011; /-0.13 4b1100: LB=12b000000010010; /-0.12 4b1011: LB=12b000000010001; /-0.11 4b1010: LB=12b000000010000; /-0.10 4b1001: LB=12b000000001001; /-0.09 4b1000: LB=12b0000
11、00001000; /-0.08 4b0111: LB=12b000000000111; /-0.07 4b0110: LB=12b000000000110; /-0.06 4b0101: LB=12b000000000101; /-0.05 4b0100: LB=12b000000000100; /-0.04 4b0011: LB=12b000000000011; /-0.03 4b0010: LB=12b000000000010; /-0.02 4b0001: LB=12b000000000001; /-0.01 4b0000: LB=12b000000000000; / -0.00def
12、ault: LB=12b111111111111;endcaseendbcd1 u1(.dataa(LB3:0),.datab(HB3:0),.result(q3:0),.cin(1b0),.cout(d1);bcd1 u2(.dataa(LB7:4),.datab(HB7:4),.result(q7:4),.cin(d1),.cout(d2);bcd1 u3(.dataa(LB11:8),.datab(HB11:8),.result(q11:8),.cin(d2),.cout(d3);endmodule/*功能： 一位BCD码加减法模块输入参数：标准时钟clk，被减数/加数dataa，减数/加数datab，低位来的借位/进位cin输出参数：向高位的借位/进位cout，差/和result备注： */module bcd1( dataa, /加数 datab, /加数 cin, /低位来的进位cout, /向高位的进位 result);/和 input 3:0 dataa; input 3:0 datab; input cin;
